

● Description

The KT332J is an advanced 2.5 A output current, easy to-use, intelligent gate driver which makes IGBT VCE fault protection compact, affordable, and easy-to implement. Features such as integrated VCE detection, under voltage lockout (UVLO), “soft” IGBT turn-off, isolated open collector fault feedback and active Miller clamping provide maximum design flexibility and circuit protection.

The KT332J contains a LED. The LED is optically coupled to an integrated circuit with a power output stage. It is ideally suited for driving power IGBTs and MOSFETs used in motor control inverter applications. The voltage and current supplied by these photo couplers make them ideally suited for directly driving IGBTs with ratings up to 1200 V and 100 A. For IGBTs with higher ratings, the KT332J can be used to drive a discrete power stage which drives the IGBT gate.

The KT332J has an insulation voltage of $V_{IORM} = 1414 V_{PEAK}$.


● Features

- 2.5 A maximum peak output current
- 2.0 A minimum peak output current
- 250 ns maximum propagation delay over temperature range
- 1.7A Active Miller Clamp. Clamp pin short to VEE if not in used
- Miller Clamping
- Desaturation Detection
- Under Voltage Lock-Out Protection (UVLO) with Hysteresis
- “Soft” IGBT Turn-off
- Fault Reset by next LED turn-on (low to high) after fault mute period
- Available in SO-16 package
- 100 ns maximum pulse width distortion (PWD)
- 50 kV/ μ s minimum common mode rejection (CMR) at $V_{CM} = 1500 V$
- $ICC(max) < 5 mA$ maximum supply current
- Wide VCC operating range: 15 V to 30 V over temperature range
- Wide operating temperature range: $-40^{\circ}C$ to $110^{\circ}C$

Agency Approvals:


- UL Approved : UL1577
- VDE Approved : DIN EN60747-5-5

● Schematic



1.VS	16.VE
2.VCC1	15.VLED
3.FAULT	14.DESAT
4.VS	13.VCC2
5.CATHODE	12.VEE
6.ANODE	11.VOUT
7.ANODE	10.VCLAMP
8.CATHODE	9.VEE

● Internal Circuit




● Applications

- Isolated IGBT/Power MOSFET gate drive
- AC and brushless DC motor drives
- Industrial inverters and Uninterruptible Power Supply(UPS)


● Outside Dimension

Surface Mount Lead Forming

(Unit : mm)



● Device Marking



Notes:

cosmo
332J

YWW



Y: Year code / WW: Week code
V or None: VDE Option

● Absolute Maximum Ratings

(Ta = 25°C)

Parameter		Symbol	Rating	Unit
Input	Forward current ¹	I _F	20	mA
	Peak transient forward current (<1 μs pulse width, 300pps)t	I _{FPT}	1	A
	Reverse voltage	V _R	5	V
Output	"H" peak output current ³	I _{OH(PEAK)}	2.5	A
	"L" peak output current ³	I _{OL(PEAK)}	2.5	A
	Output voltage	V _{O(PEAK)}	-0.5~V _{CC2}	V
	Positive Input Supply Voltage	V _{CC1}	-0.5~7.0	V
	FAULT Output Current	I _{FAULT}	8.0	mA
	FAULT Pin Voltage	V _{FAULT}	-0.5~V _{CC1}	V
	Negative Output Supply Voltage ⁶	(V _E - V _{EE})	-0.5~15	V
	Positive Output Supply Voltage	(V _{CC2} - V _E)	-0.5~33-(V _E -V _{EE})	V
	Peak Clamping Sinking Current	I _{clamp}	1.7	A
	Total output supply voltage	V _{CC2} -V _{EE}	-0.5~33	V
	Miller Clamping Pin Voltage	V _{Clamp}	-0.5~V _{CC2}	V
	DESAT Voltage	V _{DESAT}	VE~VE+10	V
	Junction temperature ²	T _J	125	°C
Input IC Power Dissipation ²		P _I	150	mW
Output IC Power Dissipation ²		P _O	600	mW
Operating temperature range ²		T _{opr}	-40~110	°C
Storage temperature range		T _{stg}	-55~125	°C
Lead soldering temperature(10s)		T _{sol}	260	°C
Isolation voltage (t=1min.,R.H ≤ 40%~60%) ^{24 25}		V _{ISO}	5000	V

● Recommend Operation Conditions

Parameter	Symbol	Min.	Max.	Unit
Operating Temperature ²	T_A	-40	110	°C
Total Output Supply Voltage ⁷	$(V_{CC2} - V_{EE})$	15	30	V
Negative Output Supply Voltage ⁴	$(V_E - V_{EE})$	0	15	V
Positive Output Supply Voltage	$(V_{CC2} - V_E)$	15	$30 - (V_E - V_{EE})$	V
Input Current (ON)	$I_{F(ON)}$	8	12	mA
Input Voltage (OFF)	$V_{F(OFF)}$	-3.6	0.8	V

● Electrical Characteristics

(Ta = 25°C)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input forward voltage	V_F	$I_F = 10\text{mA}$	1.6	2.0	2.4	V
Input reverse voltage	BV_R	$I_R = 10\mu\text{A}$	5	—	—	V
Input capacitance	C_{IN}	$V_F = 0\text{V}, f = 1\text{MHz}$	—	70	—	pF
FAULT Logic Low Output Voltage	V_{FAULTL}	$I_{FAULT} = 1.1\text{mA}, V_{CC1} = 5.5\text{V}$	—	0.01	0.4	V
		$I_{FAULT} = 1.1\text{mA}, V_{CC1} = 3.3\text{V}$	—	0.02	0.4	V
FAULT Logic High Output Current	I_{FAULTH}	$V_{FAULT} = 5.5\text{V}, V_{CC1} = 5.5\text{V}$	—	0.01	0.5	μA
		$V_{FAULT} = 3.3\text{V}, V_{CC1} = 3.3\text{V}$	—	0.006	0.3	μA
Output current ^{5 3}	"H" level	$V_O = V_{CC2} - 4$	—	-2	-0.5	A
		$V_O = V_{CC2} - 15$	—	—	-2.0	
	"L" level	$V_O = V_{EE} + 2.5$	0.5	2	—	
		$V_O = V_{EE} + 15$	2.0	—	—	
Low Level Output Current During Fault Condition ⁶	I_{OLF}	$V_{OUT} - V_{EE} = 14\text{V}$	70	100	230	mA
Output voltage ^{7 8 9 23}	"H" level	$I_O = -650\mu\text{A}$	$V_{CC} - 0.5$	$V_{CC} - 0.1$	—	V
	"L" level	$I_O = 100\text{mA}$	—	0.1	0.5	
Clamp Pin Threshold Voltage	V_{tClamp}	—	—	2.2	—	V
Clamp Low Level Sinking Current	I_{CL}	$V_O = V_{EE} + 2.5$	0.35	1.0	—	A
Supply current ⁹	"H" level	$I_O = 0\text{mA}$	—	2.23	5	mA
	"L" level	$I_O = 0\text{mA}$	—	2.36	5	
Blanking Capacitor ^{9 10}	I_{CHG}	$V_{DESAT} = 2\text{V}$	0.13	-0.24	-0.33	mA
Charging Current						
Blanking Capacitor	I_{DSCHG}	$V_{DESAT} = 7.0\text{V}$	10	31	—	mA
Discharge Current						

DESAT Threshold ⁹		V_{DESAT}	$V_{CC2} - V_E > V_{UVLO-}$	6	6.7	7.5	V
Threshold input current	“Output L→H”	I_{FLH}	$I_O = 0 \text{ mA}, V_O > 5 \text{ V}$	—	0.27	5	mA
Threshold input voltage	“Output H→L”	V_{FHL}	—	0.8	1.74	—	V
Under Voltage Lockout Threshold ^{7 9 11 12}		V_{UVLO+}	$V_O > 5 \text{ V}$	10.5	11.5	12.5	V
		V_{UVLO-}	$V_O < 5 \text{ V}$	9.2	10.5	11.1	V
UVLO Hysteresis		$UVLO_{HYS}$	—	0.4	1	—	V
Supply voltage		V_{CC}	—	15	—	30	V
Resistance (input-output) ²⁵		R_{I-O}	$V_{I-O}=500\text{VDC}$	—	10^{12}	—	Ω

All Typical values at $T_a = 25^\circ\text{C}$ and $V_{CC2} - V_{EE} = 30 \text{ V}$, $V_E - V_{EE} = 0 \text{ V}$; unless otherwise specified; all minimum and maximum specifications are at recommended operating condition.

● Switching Characteristics

($T_a = 25^\circ\text{C}$)

Parameter		Symbol	Test Condition	Min.	Typ.	Max.	Unit
Propagation delay time ^{13 15}	“L→H”	t_{PLH}	$R_g = 10 \Omega, C_g = 10 \text{ nF},$ $f = 10 \text{ kHz},$ Duty Cycle = 50%, $I_F = 10 \text{ mA}, V_{CC2} = 30 \text{ V}$	50	97	250	ns
	“H→L”	t_{PHL}		50	94	250	
Pulse Width Distortion ^{14 17}		PWD		-100	-	100	
Propagation Delay Difference Between Any Two Parts ^{16 17}		PDD ($t_{PHL} - t_{PLH}$)		-150	-	150	
Output rise time		t_r		-	22	-	
Output fall time		t_f		-	14	-	
DESAT Sense to 90% VO Delay ¹⁹		$t_{DESAT(90\%)}$		$C_{DESAT} = 100 \text{ pF}, R_F = 2.1 \text{ k}\Omega,$ $R_g = 10 \Omega, C_g = 10 \text{ nF},$ $V_{CC2} = 30 \text{ V}$	-	0.1	
DESAT Sense to 10% VO Delay		$t_{DESAT(10\%)}$	$C_{DESAT} = 100 \text{ pF}, R_F = 2.1 \text{ k}\Omega,$ $R_g = 10 \Omega, C_g = 10 \text{ nF},$ $V_{CC2} = 30 \text{ V}$	-	2.3	3	μs
DESAT Sense to Low Level FAULT Signal Delay ¹⁸	$t_{DESAT(FAULT)}$	$C_{DESAT} = 100 \text{ pF}, R_F = 2.1$ $\text{k}\Omega, C_F = \text{Open}, R_g = 10 \Omega,$ $C_g = 10 \text{ nF}, V_{CC2} = 30 \text{ V}$	-	0.2	0.5	μs	
		$C_{DESAT} = 100 \text{ pF}, R_F = 2.1 \text{ k}\Omega, C_F = 1$ $\text{nF}, R_g = 10 \Omega,$ $C_g = 10 \text{ nF}, V_{CC2} = 30 \text{ V}$	-	0.8	-	μs	
DESAT Sense to DESAT Low Propagation Delay ¹⁹		$t_{DESAT(LOW)}$	$C_{DESAT} = 100 \text{ pF}, R_F = 2.1 \text{ k}\Omega,$ $R_g = 10 \Omega, C_g = 10 \text{ nF},$ $V_{CC2} = 30 \text{ V}$	-	0.15	-	μs

DESAT Input Mute ²⁰	$t_{DESAT(MUTE)}$	$C_{DESAT} = 100\text{pF}$, $R_F = 2.1\text{k}\Omega$, $R_g = 10\ \Omega$, $C_g = 10\ \text{nF}$, $V_{CC1} = 5.5\text{V}$, $V_{CC2} = 30\ \text{V}$	5	-	-	μs
RESET to High Level FAULT Signal Delay	$t_{RESET(FAULT)}$	$C_{DESAT} = 100\text{pF}$, $R_F = 2.1\ \text{k}\Omega$, $R_g =$ $10\ \Omega$, $C_g = 10\ \text{nF}$, $V_{CC1} = 5.5\text{V}$, V_{CC2} $= 30\ \text{V}$	0.2	0.6	2.0	μs
		$C_{DESAT} = 100\text{pF}$, $R_F = 2.1\ \text{k}\Omega$, $R_g =$ $10\ \Omega$, $C_g = 10\ \text{nF}$, $V_{CC1} = 3.3\text{V}$, V_{CC2} $= 30\ \text{V}$	0.2	0.6	2.5	μs
Common mode transient immunity at high level output ²¹ ²⁶	$ CM_H $	$T_A = 25^\circ\text{C}$, $I_F = 10\ \text{mA}$ $V_{CM} =$ $1500\ \text{V}$, $V_{CC2} = 30\ \text{V}$, $R_F =$ $2.1\ \text{k}\Omega$, $C_F = 15\ \text{pF}$	15	-	-	$\text{KV}/\mu\text{s}$
		$T_A = 25^\circ\text{C}$, $I_F = 10\ \text{mA}$ $V_{CM} =$ $1500\ \text{V}$, $V_{CC2} = 30\ \text{V}$, $R_F =$ $2.1\ \text{k}\Omega$, $C_F = 1\ \text{nF}$	50	-	-	
Common mode transient immunity at low level output ²²	$ CM_L $	$T_A = 25^\circ\text{C}$, $V_F = 0\ \text{V}$ $V_{CM} = 1500\ \text{V}$, $V_{CC2} = 30\ \text{V}$, $R_F = 2.1\ \text{k}\Omega$, $C_F = 15\ \text{pF}$	15	-	-	$\text{KV}/\mu\text{s}$
		$T_A = 25^\circ\text{C}$, $V_F = 0\ \text{V}$ $V_{CM} = 1500\ \text{V}$, $V_{CC2} = 30\ \text{V}$, $R_F = 2.1\ \text{k}\Omega$, $C_F = 1\ \text{nF}$	50	-	-	

All Typical values at $T_a = 25^\circ\text{C}$ and $V_{CC2} - V_{EE} = 30\ \text{V}$, $V_E - V_{EE} = 0\ \text{V}$; unless otherwise specified; all minimum and maximum specifications are at recommended operating condition.

Notes:

- Derate linearly above 70°C free air temperature at a rate of $0.3\ \text{mA}/^\circ\text{C}$.
- In order to achieve the absolute maximum power dissipation specified, pins 4, 9, and 10 require ground plane connections and may require airflow. See the Thermal Model section in the application notes at the end of this data sheet for details on how to estimate junction temperature and power dissipation. In most cases the absolute maximum output IC junction temperature is the limiting factor. The actual power dissipation achievable will depend on the application environment (PCB Layout, air flow, part placement, etc.). See the Recommended PCB Layout section in the application notes for layout considerations. Output IC power dissipation is derated linearly at $10\ \text{mW}/^\circ\text{C}$ above 90°C . Input IC power dissipation does not require derating.
- Maximum pulse width = $10\ \mu\text{s}$. This value is intended to allow for component tolerances for designs with I_O peak minimum = $1.0\ \text{A}$. Derate linearly from $2.0\ \text{A}$ at $+25^\circ\text{C}$ to $1.5\ \text{A}$ at $+105^\circ\text{C}$. This compensates for increased I_{OPEAK} due to changes in V_{OL} over temperature.
- This supply is optional. Required only when negative gate drive is implemented.
- Maximum pulse width = $50\ \mu\text{s}$.
- See the Slow IGBT Gate Discharge During Fault Condition section in the applications notes at the end of this data sheet for further details.
- $15\ \text{V}$ is the recommended minimum operating positive supply voltage ($V_{CC2} - V_E$) to ensure adequate margin in excess of the maximum V_{UVLO+} threshold of $12.5\ \text{V}$. For High Level Output Voltage testing, V_{OH} is measured with a dc load current. When driving capacitive loads, V_{OH} will approach V_{CC} as I_{OH} approaches zero units.
- Maximum pulse width = $1.0\ \text{ms}$.

9. Once V_O of the KT332J is allowed to go high ($V_{CC2} - V_E > V_{UVLO+}$), the DESAT detection feature of the KT332J will be the primary source of IGBT protection. UVLO is needed to ensure D_{ESAT} is functional. Once V_{CC2} is increased from 0V to above V_{UVLO+} , DESAT will remain functional until V_{CC2} is decreased below V_{UVLO-} . Thus, the DESAT detection and UVLO features of the KT332J work in conjunction to ensure constant IGBT protection.
10. See the DESAT fault detection blanking time section in the applications notes at the end of this data sheet for further details.
11. This is the “increasing” (i.e. turn-on or “positive going” direction) of $V_{CC2} - V_E$
12. This is the “decreasing” (i.e. turn-off or “negative going” direction) of $V_{CC2} - V_E$
13. This load condition approximates the gate load of a 1200 V/75A IGBT.
14. Pulse Width Distortion (PWD) is defined as $|t_{PHL} - t_{PLH}|$ for any given unit.
15. As measured from IF to V_O .
16. The difference between t_{PHL} and t_{PLH} between any two KT332J parts under the same test conditions.
17. As measured from ANODE, CATHODE of LED to V_{OUT}
18. This is the amount of time from when the DESAT threshold is exceeded, until the FAULT output goes low.
19. This is the amount of time the DESAT threshold must be exceeded before V_{OUT} begins to go low, and the FAULT output to go low. This is supply voltage dependent.
20. Auto Reset: This is the amount of time when V_{OUT} will be asserted low after DESAT threshold is exceeded. See the Description of Operation (Auto Reset) topic in the application information section.
21. Common mode transient immunity in the high state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in the high state (i.e., $V_O > 15$ V or FAULT > 2 V).
22. Common mode transient immunity in the low state is the maximum tolerable dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a low state (i.e., $V_O < 1.0$ V or FAULT < 0.8 V).
23. To clamp the output voltage at $V_{CC} - 3 V_{BE}$, a pull-down resistor between the output and V_{EE} is recommended to sink a static current of 650 μ A while the output is high. See the Output Pull-Down Resistor section in the application notes at the end of this data sheet if an output pull-down resistor is not used.
24. In accordance with UL 1577, each photo coupler is proof tested by applying an insulation test voltage ≥ 6000 Vrms for 1 second. This test is performed before the 100% production test for partial discharge (method b) shown in IEC/EN/DIN EN 60747-5-5 Insulation Characteristic Table.
25. This is a two-terminal measurement: pins 1-8 are shorted together and pins 9-16 are shorted together.
26. Split resistors network with a ratio of 1:1 is needed at input LED1.

● **TYPICAL PERFORMANCE CURVES & TEST CIRCUITS**

Fig.1 IOH vs. Temperature




Fig.2 IOL vs. Temperature




Fig.3 VOH vs. temperature




Fig.4 VOL vs. temperature




Fig.5 VOH vs. IOH

Fig.6 VOL vs. IOL